



2N7002

N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR


Voltage - 60 Volts Drain Current - 115 mAmps

FEATURES

- Low On-Resistance: $R_{DS(ON)}$
- Low Gate Threshold Voltage
- Low Input Capacitance
- Fast Switching Speed
- Low Input/Output Leakage
- ESD Protected :1000V

MECHANICAL DATA

- Case: SOT-23, Molded Plastic
- Case Material - UL Flammability Rating Classification 94V-0
- Terminals: Solderable per MIL-STD-202, Method 208
- Marking: Device Code
- Weight: 0.008 grams (approx.)




SOT-23		
Dim	Min	Max
A	0.37	0.51
B	1.19	1.40
C	2.10	2.50
D	0.89	1.05
E	0.45	0.61
G	1.78	2.05
H	2.65	3.05
J	0.013	0.15
K	0.89	1.10
L	0.45	0.61
M	0.076	0.178

All Dimensions in mm

MAXIMUM RATING (Ta = 25 °C)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	V _{dc}
Drain-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	60	V _{dc}
Drain Current – Continuous T _C = 25°C (Note 1.) T _C = 100°C (Note 1.) – Pulsed (Note 2.)	I _D I _D I _{DM}	± 115 ± 75 ± 800	mA _{dC}
Gate-Source Voltage – Continuous – Non-repetitive (tp ≤ 50 μs)	V _{GS} V _{GSM}	± 20 ± 40	V _{dc} V _{pk}

Simplified Schematic



THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board (Note 3.) T _A = 25°C Derate above 25°C	P _D	225 1.8	mW mW/°C
Thermal Resistance, Junction to Ambient	R _{θJA}	556	°C/W
Total Device Dissipation Alumina Substrate,(Note 4.) T _A = 25°C Derate above 25°C	P _D	300 2.4	mW mW/°C
Thermal Resistance, Junction to Ambient	R _{θJA}	417	°C/W
Junction and Storage Temperature	T _J , T _{stg}	-55 to +150	°C

1. The Power Dissipation of the package may result in a lower continuous drain current.
2. Pulse Test: Pulse Width≤300 μs, Duty Cycle≤2.0%.
3. FR-5 = 1.0 x 0.75 x 0.062 in.
4. Alumina = 0.4 x 0.3 x 0.025 in 99.5% alumina.



2N7002

N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR

Voltage - 60 Volts Drain Current - 115 mAmps

● ELECTRICAL CHARACTERISTICS (TA = 25 °C unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

● OFF CHARACTERISTICS

Drain-Source Breakdown Voltage (V _{GS} = 0, I _D = 10 µAdc)	V _{(BR)DSS}	60	—	—	Vdc
Zero Gate Voltage Drain Current (V _{GS} = 0, V _{DS} = 60 Vdc) T _J = 25 °C T _J = 125 °C	I _{DSS}	—	—	1.0 500	µAdc
Gate-Body Leakage Current, Forward (V _{GS} = 20 Vdc)	I _{GSSF}	—	—	1	µAdc
Gate-Body Leakage Current, Reverse (V _{GS} = -20 Vdc)	I _{GSSR}	—	—	-1	µAdc

● ON CHARACTERISTICS (Note 2.)

Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 µAdc)	V _{GS(th)}	1.0	1.6	2	Vdc
On-State Drain Current (V _{DS} ≥ 2.0 V _{DS(on)} , V _{GS} = 10 Vdc)	I _{D(on)}	500	—	—	mA
Static Drain-Source On-State Voltage (V _{GS} = 10 Vdc, I _D = 500 mAdc) (V _{GS} = 5.0 Vdc, I _D = 50 mAdc)	V _{DS(on)}	— —	— —	3.75 0.375	Vdc
Static Drain-Source On-State Resistance (V _{GS} = 10 V, I _D = 500 mAdc) T _C = 25°C T _C = 125°C (V _{GS} = 5.0 Vdc, I _D = 50 mAdc) T _C = 25°C T _C = 125°C	r _{DS(on)}	— — — —	1.4 — 1.8 —	7.5 13.5 7.5 13.5	Ohms
Forward Transconductance (V _{DS} ≥ 2.0 V _{DS(on)} , I _D = 200 mAdc)	g _{FS}	80	—	—	mmhos

● DYNAMIC CHARACTERISTICS

Input Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{iss}	—	17	50	pF
Output Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{oss}	—	10	25	pF
Reverse Transfer Capacitance (V _{DS} = 25 Vdc, V _{GS} = 0, f = 1.0 MHz)	C _{rss}	—	2.5	5.0	pF

● SWITCHING CHARACTERISTICS (Note 2.)

Turn-On Delay Time	(V _{DD} = 25 Vdc, I _D ≈ 500 mAdc, R _G = 25 Ω, R _L = 50 Ω, V _{gen} = 10 V)	t _{d(on)}	—	7	20	ns
Turn-Off Delay Time		t _{d(off)}	—	11	40	ns

● BODY-DRAIN DIODE RATINGS

Diode Forward On-Voltage (I _S = 115 mA, V _{GS} = 0 V)	V _{SD}	—	—	-1.5	Vdc
Source Current Continuous (Body Diode)	I _S	—	—	-115	mA
Source Current Pulsed	I _{SM}	—	—	-800	mA

2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%.



2N7002

RATINGS AND CHARACTERISTIC CURVES

Switching Waveforms and Test Circuit






Figure 1. Ohmic Region




Figure 2. Transfer Characteristics




Figure 3. Temperature versus Static Drain-Source On-Resistance




Figure 4. Temperature versus Gate Threshold Voltage